Our team designed, implemented, and analyzed an N-way superscalar, out-of-order RISC-V processor. Our design includes a G-Share branch predictor, return address stack, instruction prefetching, variably-associative non-blocking caches, and a victim cache. Following the MIPS R10K architecture, we used a reorder buffer, and reservation station to achieve high instruction-level parallelism.